Reconfigurable Parallel Data Flow Architecture
نویسنده
چکیده
This paper presents a reconfigurable parallel data flow architecture. This architecture uses the concepts of multi-agent paradigm in reconfigurable hardware systems. The utilization of this new paradigm has the potential to greatly increase the flexibility, efficiency, expandability of data flow systems and to provide an attractive alternative to the current set of disjoint approaches that are currently applied to this problem domain. The ability of methodology to implement data flow type processing with different models is presented in this paper.
منابع مشابه
A Reconfigurable Data Path Processor for Space Applications
This paper introduces a reconfigurable processor under development, and targeted to an ultra-low-power, radiation tolerant CMOS process. The architecture has been selected to implement a synchronous pipeline computational model. The highly-parallel, reconfigurable data path emphasizes agile data flow instead of agile control flow for data-intensive, streaming processing for spacecraft.
متن کاملFormulation of Video Encoding Applications for Heterogeneous Reconfigurable Architectures
Heterogeneous reconfigurable architectures are being used for video encoding applications. During early stages of the design flow, performance estimation due to parallel execution of video encoding applications on heterogeneous platforms is a critical requirement. In this article, we formulate the performance of parallel execution of H.264 video encoding application on a heterogeneous reconfigu...
متن کاملElemental Computing Concepts
The Element CXI Elemental Computing Architecture (ECA) is a scalable, fully programmable platform for parallel and distributed processing. The architecture is comprised of a dynamically configurable fabric of heterogeneous elements—or dataflow engines—that time-share operations in a token-based data-driven flow. Computationally intensive tasks are distributed across elements for maximum speed a...
متن کاملOn The Design of A Dynamically Reconfigurable Function-Unit for Error Detection and Correction
This paper presents the design of a function-specific dynamically reconfigurable architecture for error detection and error correction. The function-unit is integrated in a pipelined 32 bit RISC processor and provides full hardware support for encoding and decoding of ReedSolomon Codes with different code lengths as well as error detection methods like bit-parallel Cyclic Redundancy Check codes...
متن کاملA Low-Power Reconfigurable Data-flow Driven DSP System
Reconfigurable architectures have emerged as a promising implementation platform to provide high-flexibility, high-performance, and lowpower solutions for future wireless embedded devices. We discuss in details a reconfigurable data-flow driven architecture, including the computation model, communication mechanism, and implementation. We also describe a set of software tools developed to perfor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1003.1810 شماره
صفحات -
تاریخ انتشار 2010